

March 1997 Revised April 2005

# 74VHCT245A Octal Buffer/Line Driver with 3-STATE Outputs

#### **General Description**

The VHCT245A is an advanced high speed CMOS octal bus transceiver fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHCT245A is intended for bidirectional asynchronous communication between data busses. The direction of data transmission is determined by the level of the T/R input. The enable input can be used to disable the device so that the busses are effectively isolated.

Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. These circuits prevent device destruction due to mismatched supply and input/output voltages. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up.

Note 1: Outputs in OFF-State

#### **Features**

- High Speed:  $t_{PD} = 5.4 \text{ ns (typ)}$  at  $V_{CC} = 5V$
- Power Down Protection on Inputs and Outputs
- Low Power Dissipation:  $I_{CC} = 4 \mu A \text{ (Max)} @ T_A = 25 ^{\circ}C$
- Pin and Function Compatible with 74HCT245


#### **Ordering Code:**

Order Number	Package Number	Package Description						
74VHCT245AM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide						
74VHCT245ASJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide						
74VHCT245AMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide						
74VHCT245AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP) JEDEC MS-001_0_300" Wide						


Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Pb-Free package per JEDED J-STD-020B.

#### **Logic Symbol**



#### **Connection Diagram**



### **Pin Descriptions**

Pin Names	Description
ŌĒ	Output Enable Input
T/R	Transmit/Receive Input
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or 3-STATE Outputs
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or 3-STATE Outputs

#### **Truth Table**

Inp	outs	Outmate					
ŌĒ	T/R	Outputs					
L	L	Bus B Data to Bus A					
L	Н	Bus A Data to Bus B					
Н	Х	HIGH-Z State					

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

#### **Absolute Maximum Ratings**(Note 2)

 $\label{eq:supply Voltage VCC} Supply Voltage (V_{CC}) & -0.5V to +7.0V \\ DC Input Voltage (V_{IN}) & -0.5V to +7.0V \\ \end{array}$ 

DC Output Voltage (V<sub>OUT</sub>)

(Note 3)  $-0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V}$  (Note 4) -0.5 V to +7.0 V

DC V<sub>CC</sub>/GND Current (I<sub>CC</sub>)  $\pm 75$  mA Storage Temperature (T<sub>STG</sub>)  $-65^{\circ}$ C to  $\pm 150^{\circ}$ C

Lead Temperature  $(T_L)$ 

(Soldering, 10 seconds) 260°C

## Recommended Operating Conditions (Note 6)

Supply Voltage ( $V_{CC}$ ) 4.5V to +5.5V Input Voltage ( $V_{IN}$ ) 0V to +5.5V

Input Voltage ( $V_{IN}$ ) Output Voltage ( $V_{OUT}$ )

 $\begin{array}{cc} \text{(Note 3)} & \text{OV to V}_{\text{CC}} \\ \text{(Note 4)} & \text{OV to +5.5V} \\ \text{Operating Temperature (T}_{\text{OPR})} & -40^{\circ}\text{C to +85}^{\circ}\text{C} \end{array}$ 

Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)

 $V_{CC} = 5.0V \pm 0.5V$  0 ns/V ~ 20 ns/V

**Note 2:** Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifica-

Note 3: HIGH or LOW state.  $\ensuremath{\text{I}_{\text{OUT}}}$  absolute maximum rating must be observed.

Note 4: When outputs are in OFF-State or when  $V_{CC}$  = OV.

Note 5:  $V_{OUT} < GND$ ,  $V_{OUT} > V_{CC}$  (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Parameter	v <sub>cc</sub>	T <sub>A</sub> = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
		(V)	Min Typ		Max	Min Max		Units	Conditions	
V <sub>IH</sub>	HIGH Level	4.5	2.0			2.0		V		
	Input Voltage	5.5	2.0			2.0		V		
V <sub>IL</sub>	LOW Level	4.5			0.8		0.8	V		
	Input Voltage	5.5			0.8		0.8	v		
V <sub>OH</sub>	HIGH Level	4.5	4.40	4.50		4.40		V	$V_{IN} = V_{IH}$ $I_{OH} = -50 \mu A$	
	Output Voltage	4.5	3.94			3.80		V	or $V_{IL}$ $I_{OH} = -8 \text{ mA}$	
V <sub>OL</sub>	LOW Level	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$ $I_{OL} = 50 \mu A$	
	Output Voltage	4.5			0.36		0.44	V	or $V_{IL}$ $I_{OL} = 8 \text{ mA}$	
I <sub>OZ</sub>	3-STATE Output	5.5			±0.25		±2.5	μА	$V_{IN} = V_{IH}$ or $V_{IL}$	
	Off-State Current								$V_{OUT} = V_{CC}$ or GND	
I <sub>IN</sub>	Input Leakage	0-5.5	5.5		±0.1		±1.0	μА	V <sub>IN</sub> = 5.5V or GND	
	Current									
I <sub>CC</sub>	Quiescent Supply 5.5				4.0		40.0	μΑ	$V_{IN} = V_{CC}$ or GND	
	Current									
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5			1.35		1.50	mA	$V_{IN} = 3.4V$	
									Other Input = V <sub>CC</sub> or GND	
I <sub>OFF</sub>	Output Leakage Current	0.0			0.5		5.0	μА	V <sub>OUT</sub> = 5.5V	
	(Power Down State)									

#### **Noise Characteristics**

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = 25°C		Units	Conditions		
Зуппоот	Farameter	(V)	Typ Limits		Ullits	Conditions		
V <sub>OLP</sub> (Note 7)	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	1.2	1.6	V	C <sub>L</sub> = 50 pF		
V <sub>OLV</sub> (Note 7)	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-1.2	-1.6	V	C <sub>L</sub> = 50 pF		
V <sub>IHD</sub> (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C <sub>L</sub> = 50 pF		
V <sub>ILD</sub> (Note 7)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	C <sub>L</sub> = 50 pF		


Note 7: Parameter guaranteed by design.

#### **AC Electrical Characteristics**


Symbol	Parameter	v <sub>cc</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°	C to +85°C	Units	Conditions	
Syllibol		(V)	Min Typ		Max	Min Max		Units		
t <sub>PLH</sub>	Propagation Delay	5.0 ± 0.5		4.9	7.7	1.0	8.5	no		C <sub>L</sub> = 15 pF
t <sub>PHL</sub>	Time	3.0 ± 0.3		5.4	8.7	1.0	9.5	ns		$C_L = 50 \text{ pF}$
t <sub>PZL</sub>	3-STATE Output	5.0 ± 0.5		9.4	13.8	1.0	15.0	ns	$R_L = 1 k\Omega$	C <sub>L</sub> = 15 pF
t <sub>PZH</sub>	Enable Time	3.0 ± 0.3		9.9	14.8	1.0	16.0	ris		$C_L = 50 \text{ pF}$
t <sub>PLZ</sub>	3-STATE Output	$5.0 \pm 0.5$		10.1	15.4	1.0	16.5	ns	$R_L = 1 k\Omega$	$C_L = 50 pF$
t <sub>PHZ</sub>	Disable Time									
t <sub>OSLH</sub>	Output to	$5.0 \pm 0.5$			1.0		1.0	ns	(Note 8)	
toshl	Output Skew									
C <sub>IN</sub>	Input			4	10		10	pF	V <sub>CC</sub> = Open	
	Capacitance									
C <sub>OUT</sub>	Output			13				pF	$V_{CC} = 5.0V$	
	Capacitance									
C <sub>PD</sub>	Power Dissipation			16				pF	(Note 9)	
	Capacitance									

Note 8: Parameter guaranteed by design.  $t_{OSLH} = |t_{PLH \; max} - t_{PLH \; min}|; t_{OSHL} = |t_{PHL \; max} - t_{PHL \; min}|$ 

Note 9:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (opr.) =  $C_{PD}$  \*  $V_{CC}$ \*  $f_{IN}$  +  $I_{CC}$ /8 (per F/F). The total  $C_{PD}$  when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation:  $C_{PD}$  (total) = 20 + 12n.





20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B



## 6.5±0.1 -0.20 1.1 -0.20 1.1 -0.20 1.1 -0.20 1.2 -0.20 1.8 -0.4 1.5 D TPS

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)







#### DIMENSIONS ARE IN MILLIMETERS

#### NOTES:


- A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

# R0.09min GAGE PLANE - 8-7 -0.6±0.1-0.09min DETAIL A

#### MTC20REVD1

PIN #1 IDENT.

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com